(REV	T	90 (Mod!fied) , U.S. DEPARIMENT OF COMMERCE PATENT AND TRADEMAR RANSMITTAL LETTER TO THE UNITED STAT	ES 7616/16/1
		DESIGNATED/ELECTED OFFICE (DO/EO/US)	
		CONCERNING A FILING UNDER 35 U.S.C. 371	09/647193
INTE		TIONAL APPLICATION NO. INTERNATIONAL FILING DATE PCT/US99/06453 26 March 1999	PRIORITY DATE CLAIMED 27 March 1998
	E OF	INVENTION	27 Maten 1996
Met	hod 1	for Making Multilayer Thin-Film Electronics	
A DDI	ICAN	T(0) FOR DO/FO/FIG	
		T(S) FOR DO/EO/US /agner	
Ü		,	
Appl	icant	herewith submits to the United States Designated/Elected Office (DO	/EO/US) the following items and other information:
1.	\boxtimes	This is a FIRST submission of items concerning a filing under 35 U	
2.	<u>.</u>	This is a SECOND or SUBSEQUENT submission of items concer	
3.	\boxtimes		
		This is an express request to begin national examination procedures examination until the expiration of the applicable time limit set in 3	
4.	\boxtimes	A proper Demand for International Preliminary Examination was m	
5.	\boxtimes	A copy of the International Application as filed (35 U.S.C. 371 (c)	
		a. \(\times \) is transmitted herewith (required only if not transmitted by	y the International Bureau).
		b. has been transmitted by the International Bureau.	
] [] []6.	_	c. \square is not required, as the application was filed in the United S	
6.		A translation of the International Application into English (35 U.S.	C. 371(c)(2)).
1 7.	×	A copy of the International Search Report (PCT/ISA/210).	
8.		Amendments to the claims of the International Application under Po	
		a. are transmitted herewith (required only if not transmitted by	by the International Bureau).
a j		 b. \(\subseteq \) have been transmitted by the International Bureau. c. \(\subseteq \) have not been made; however, the time limit for making subseted to the formula of the property of t	
		 c. have not been made; however, the time limit for making st d. have not been made and will not be made. 	uch amendments has NOT expired.
9		A translation of the amendments to the claims under PCT Article 19) (25 H G C 271 (\/2))
9. 1 0.		An oath or declaration of the inventor(s) (35 U.S.C. 371 (c)(4)).	7 (33 U.S.C. 3/1(c)(3)).
11.	\boxtimes	A copy of the International Preliminary Examination Report (PCT/I	TOP: A (400)
T 2.		A translation of the annexes to the International Preliminary Examin	
		(35 U.S.C. 371 (c)(5)).	Accepted and the Francisco
It	ems 1	3 to 20 below concern document(s) or information included:	
13.		An Information Disclosure Statement under 37 CFR 1.97 and 1.98.	
14.		An assignment document for recording. A separate cover sheet in co	ompliance with 37 CFR 3.28 and 3.31 is included.
15.		A FIRST preliminary amendment.	
16.		A SECOND or SUBSEQUENT preliminary amendment.	
17.		A substitute specification.	
18.		A change of power of attorney and/or address letter.	
19.	X	Certificate of Mailing by Express Mail	
20.	\boxtimes	Other items or information:	
		Verified Statement Claiming Small Entity Status	

U.S. A	PPLICATION	NO. (IF		wn, si 4 7		7	INTERNATIONAL PCT/	APPLICAT US99/064 :				ATTO		DOCKET NI 6/16/1	UMBER
21.	The fol	llowing			mitted:.						CAL				- ON II W
BASIC	C NATIONA	L FEE	37 (CFR 1	.492 (a)								ATIONS		SONLY
	Neither interinternational	rnationa l search	al preli fee (3	iminar 87 CFF	y exami R 1.445(ination (a)(2) t	n fee (37 CFR 1.482) paid to USPTO by the EPO or JPO			CT/P 5970.00	0	27	SEP	2000	
	Internationa USPTO but	l prelim Interna	inary tion Se	exami earch	nation for Report p	ee (37 orepar	CFR 1.482) not pai ed by the EPO or JP	d to O	§	840.00					
	Internationa	l prelim	inary :	exami	nation fe	ee (37	CFR 1.482) not pai (2)) paid to USPTO	d to USPTO)	6690.00					
	International	l prelim	inary (exami	nation fe	ee naid	d to USPTO (37 CF) T Article 33(1)-(4).	R 1 482)		670.00					
\boxtimes	International	l prelim	inary (exami	nation fo	ee naid	d to USPTO (37 CF)	R 1 482)		\$96.00					
							ATE BASIC F					\$	596.00		
Surcha months	rge of \$130.0 from the ear	00 for fi	urnishi	ing the	e oath or	decla	aration later than FR 1.492 (e)).	□ 20		30			30.00		
	AIMS				FILED		NUMBER EX	TRA	RA	TE					
Total c	laims			22	- 20 =	_	2		x \$18	8.00		\$	36.00		
	ndent claims	<u> </u>		4	- 3=		1		x \$78	8.00		\$	78.00		
Multip	ole Dependen	t Claim	s (che										\$0.00		
Daduet	'	<u></u>	-				ABOVE CAL			=		\$3	40.00		
muist al	so be filed (r filing i Note 37	by sm CFR	1.9, 1	1ity, if ap .27, 1.28	pplica 8) (che	ble. Verified Small eck if applicable).	Entity Stat	ement	×		\$1	70.00		
									TOTAL	L =		\$1	70.00		
Process months	sing fee of \$1 from the ear	30.00 f	or furn	nishing priorit	g the En y date (glish t (37 CF	translation later than FR 1.492 (f)).	□ 20) 🗆	30 +			\$0.00		
į.							TOTAL NAT	ΓΙΟΝΑΙ	FEE	=			70.00		
Fee for accomp	recording the	e enclos appropr	sed ass	signme over sl	ent (37 C neet (37	CFR 1	.21(h)). The assignm 3.28, 3.31) (check i	nent must b f applicabl	e).				\$0.00		
24 24							TOTAL FEES			' = 			70.00		_
											Amou	int to l	be:	\$	
										l		harge		\$	
	A check in t	the amc	ount of	?			to cover the above	fees is enc	losed.						
	~- 1	-							٠						
×	Please charg						06-2143 in the	amount of	* 170.	OD	to o	cover tl	he above	e fees.	
	A duplicate	; copy o)I uns	sneet :	is encios	sea.									
×	The Commi	ssioner	is here	eby au	ıthorized	l to ch	narge any fees which	may be rec	nuired, or	credit an	v over	navme	ent		
ı İ	to Deposit A				6-2143		A duplicate copy of				<i>y</i>	Y	***		
NOTE: 1.137(a	Where an a	approp st be fil	riate t	time li d grai	imit und	ier 37 restor	CFR 1.494 or 1.49 e the application to	5 has not b	een met,	a petitic	n to r	evive ((37 CFR	t.	
	ALL CORRE					••••	o me abbuserion	pename	latus.		Λ κ	A 1			
Micha	el R. Friscia							7	~~~~	W	\mathcal{A}	1			
_	ration No. 33	3,884							SIGNA	T U RE	•	,			
	& Samson er Farm Ro	ad							Michae	el R. Fr	iscia				
Rosela	nd, NJ 0706	8-1776							NAME						
,	73) 533-6599								33,884						
, Fax: (>	973) 740-140	7								TRATIO1	N NIII	MBER			
l									ala	17/2	. 11101	, III			
	•							ŀ	DATE	1 1100	7_	 -			
								1							

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Box: PCT

Assistant Commissioner for Patents

Washington, D.C. 20231

Re:

Our file:

7616/16/1

Examiner:

Applicant:

Sigurd Wagner

Group Art Unit:

Serial No.:

PCT/US99/06453

Filing Date:

26 March 1999

Title:

Method for Making Multilayer Thin-Film Electronics

Sir:

Enclosed for filing in the United States Patent and Trademark Office is the following:

- 1. Transmittal Letter to the United States Designated/Elected Office (DO/EO/US) Concerning a Filing Under 35 U.S.C. 371
- Copy of PCT International Application with Figures 3.
- Copy of International Search Report 4.
- 5. Copy of International Preliminary Examination Report
- Small Entity Statement 5.
- Transmittal Sheet 6.
- 7. Postcard Receipt

CONDITIONAL PETITION

If any extension of time is required for the submission of the above-identified items. Applicant requests that this be considered a petition therefor. Please charge any additional charges or any other charges relating to this matter to deposit account of the writer, Account No. **06-2143.** A duplicate copy of this letter is enclosed.

Date

enc.

Respectfully submitted,

Michael R. Friscia

Registration No. 33,884

Wolff & Samson

5 Becker Farm Road

Roseland, NJ 07068-1776

Tel: (973) 533-6599 Fax: (973) 740-1407

I hereby certify that this correspondence is being deposited with the United States Postal Service, postage prepaid, as "Express Mail Post Office to Addressee," Mailing Label No. EL548970705US to Box PCT, Assistant Commissioner for Patents, Washington, D.C. 20231 on

1/Pr+5 430 Fiec'd PCT/PTO 27 SEP 2000

WO 99/50890

PCT/US99/06453

METHOD FOR MAKING MULTILAYER THIN-FILM ELECTRONICS

SPECIFICATION BACKGROUND OF THE INVENTION

5

10

15

20

FIELD OF THE INVENTION

This invention relates to large-area electronics and to methods for manufacturing thin film electronics continuously on separate carrier substrate foils, and then to combining these foils using anisotropic electrical conductors or light guides.

RELATED ART

In the field of thin film electronics where two or more layers of active circuits are employed, many technologies exist for connection of separate planes of passive circuits. One of these technologies is multilevel metallization on top of integrated silicon circuits, for which several levels of metal lines are built up by alternating between the fabrication of metal patterns, the deposition of insulators, the opening of vertical connections, followed by the fabrication of the next level of metal pattern, etc. Another of these technologies is multilevel printed wire boards (PWBs), for which passive metal connections are deposited on epoxy-based or ceramic boards that are fabricated with openings to make vertical connections. Individual boards are bonded to each other to form multilevel PWBs by bonding techniques that depend on the material of the board. These techniques are used industrially.

However, there are drawbacks associated with these existing techniques.

10

15

20

OBJECTS AND SUMMARY OF THE INVENTION

It is an object of this invention to provide a method of manufacturing macroelectronic circuits.

It is a further object of this invention to provide a method of manufacturing macroelectronic circuits which results in low cost and high yield.

It is yet another object of this invention to provide a method for manufacturing electronic circuits in a continuous process.

It is still a further object of the invention to provide a method of manufacturing electronic circuits where thin film electronics are manufactured continuously on separate carrier substrate foils.

It is another object of the invention to provide a method of combining the separately manufactured foils.

It is a still further object of the invention to combine separately manufactured foils using adhesives and anisotropic electrical conductors or light guides.

The present invention maintains high-speed manufacturing while the various component functions are manufactured separately under conditions tailored to optimize component performance and yield. The method involves the production of each function or group of functions on a separate flexible substrate, and bonding these flexible substrates to each other by using anisotropic electrically conducting or optical lightguide adhesives. The bonding is performed by laminating the flexible substrates to each other via the adhesive in a continuous process. Anisotropic conductors conduct in one direction (i.e. top to bottom) but do not conduct sideways.

BRIEF DESCRIPTION OF THE FIGURES

- FIG. 1 is a schematic drawing of a pixel for a display of organic light emitting diodes driven by an active matrix of thin film transistors made on a steel back plane.
- FIG. 2 is a diagram of a co-laminated thin film transistor using anisotropic electrically conducting adhesive.

10

15

20

25

30

DETAILED DESCRIPTION OF THE INVENTION

Many electronic products combine several electronic and/or optical functions. An active-matrix liquid-crystal display is an example of such a product. It consists of a light source, a plane of transistor electronics, a layer of liquid crystal sandwiched between transparent conductors and polarizers, and a plane of color filters. Typically, such products are made by separately manufacturing the individual components, such as the light source, the transistor back plane, and the color filter plane, followed by assembly and filling of the liquid crystal material. The separate manufacture allows the individual optimization of the performance of each component. Often, separate manufacture is necessary to obtain the desired functionality. For example, the transistor back plane of a liquid crystal display could not be manufactured after assembly, because assembly renders the required substrate surface inaccessible. However, it is well known that integration of several functions on one substrate leads to savings in cost, improvement of yield, and increased functionality.

The need for combining several electronic functions at low cost with high yield becomes paramount in the field of macroelectronics, also called large-area electronics or giant electronics. Macroelectronic products are expected to have very low cost per unit area, rather than per function as is the case for conventional microelectronics. This requirement is apparent for typical examples of future macroelectronic products, such as disposable, intelligent shipping/shopping labels, digital wallpaper, and dial-your-pattern dresses. These products may include transistor electronics, input/output devices such as antennae, optoelectronic functions including photodetectors and light-emitting diodes, and microelectromechanical devices.

To keep costs low and achieve high yield, the manufacture of macroelectronic products must combine high-speed production of these functions with their integration at high yield. High-speed production can be achieved by the printing of macroelectronics on flexible substrates. The substrate will spool off a roll, run through equipment that is configured like a multi-color printing press, and then will be coiled up or cut into product. The diversity of

10

15

20

macroelectronic component functions (transistors, LEDs, photodetectors, etc.) requires diverse materials and manufacturing processes. Superposing these materials and processes in a fully integrated sequence reduces yield because the temperature and chemicals required for producing a given function may damage a function that was introduced earlier in a lower layer of the multilayer structure.

The present invention maintains high-speed manufacturing while the various component functions are manufactured separately under conditions tailored to optimize component performance and yield. The basic concept is to produce each function or group of functions on a separate flexible substrate, and to bond these flexible substrates to each other by using anisotropic electrically conducting or optical lightguide adhesives. The bonding is performed by laminating the flexible substrates to each other via the adhesive in a continuous process.

FIG. 1 shows a pixel for a display of organic light emitting diodes driven by an active matrix of thin film transistors made on a steel back plane. In such devices, thin film transistors must make good electrical contact to the OLEDs to provide sufficient drive current. This is an active matrix emissive display which consists of a back plane of thin film transistors that drive organic light emitting diodes. Such a pixel is shown in the paper by <u>Wu, et al. Integration of Organic LEDs and Amorphous TFTs onto Unbreakable Metal Foil Substrates</u>, published in the Tech. Digest Internat. Electron Devices Meeting, San Francisco, CA, December 8011, 1996, IEEE, Piscataway, NJ 1996, Paper 308.1, pp. 957-959.

The display shown in FIG. 1 is manufactured in a sequence of steps that adds the TFT and OLED layers to one substrate. A substrate foil, for example, stainless steel, has patterned TFT circuits added first. The OLED circuits are then placed on the substrate. A transparent encapsulation layer (not shown) is then applied. The top contact to the OLED layer must be transparent to transmit the light, which is emitted from the organic semiconductor. In this structure this contact is made in one of the last processing steps. It was found experimentally

25

10

15

20

that this transparent contact to the OLED functions best when made first, i.e., when the OLED is made on top of it ("Organic LEDs integrated with a-Si TFTs on lightweight metal substrates", C.C. Wu, et al., Society for Information Display, Internat. Symp. Digest, Vol. XXVIII, SID, Santa Ana, CA 1997, pp. 67-70). However, making the OLEDs first on a transparent substrate, followed by making the TFTs on top of the OLEDs is not possible, because the typical TFT process temperature of 200° to 350° C will destroy the OLED, which must not be heated much above room temperature.

The present invention addresses this problem by making the TFT back plane and the OLEDs separately, and connecting them electrically with an anisotropic conductor, which conducts only in the direction perpendicular to the layers. This sequence of steps is illustrated in FIG. 2. More particularly, the OLED's 6 are formed on a transparent conductor 4 which is, in turn formed onto a transparent substrate/encapsulation 2. The back plane comprises thin film transistors (TFT's) formed onto structural substrate 10. When the substrate 10 is conducted as is the case for metal foils, an insulated barrier layer 12 must be deposited between the TFT layer and the substrate. The front plane OLED's and the back plane TFT's are connected together with an anistropic conductive adhesive 8. The resultant structure is the finished thin film display.

Nothing is changed in TFT manufacture as compared to the sequence described above. However, the OLEDs are made on a transparent conductor, which in turn is deposited on a transparent substrate. In this way, the best possible electrical contact to the OLEDs is made, and the transparent substrate ultimately serves as the transparent encapsulant. The other electrical contact to the OLEDs may be opaque and is made of a suitable metal. The two planes, TFT and OLED, are then laminated to each other, using an adhesive foil of anisotropic conductor (for example, ARclad® 8257 from Adhesives Research, Inc., a 1-mil thick acrylic product). The final assembly step therefore is the colamination of TFT foil, anisotropic conductor foil, and OLED foil.

It is important to note that the proper TFT-OLED connections are made automatically by this procedure, as long as the TFT and OLED planes are

30

aligned with each other.

The same principle can be used to co-laminate component planes with anisotropic light guides, if optical interconnects are desired. The lamination step may be repeated to combine more than two active planes in one product.

5

Having a body of easily deformable adhesive also provides another advantage in production yield and product lift. The anisotropic conductor will accommodate mechanical strain between the circuit planes that it connects. If a rigid connection were used, any strain developing during fabrication or in produce use will be accommodated by the layer with the lowest elastic modulus. This may be an active layer, for example, the organic light-emitter. Straining this layer may destroy the OLED. Straining the adhesive layer will only lead to local shifts in the contact alignment, which will be self-correcting due to the anisotropic conduction or light guiding.

10

Anisotropic conductors are used today to make connections between groups of passive conductors on to different planes. One well-known application is the surface-mount of integrated driver circuits to the row and column conductors of liquid crystal displays. The use of a sheet of an anisotropically conducting adhesive for the direct connection of two active circuit planes is new. The problem solved here is coming into being only now, as macroelectronic integrated circuits are developed.

15

While several advantageous embodiments have been chosen to illustrate the invention, it will be understood by those skilled in the art that various changes and modifications can be made therein without departing from the scope of the invention as defined in the appended claims.

20

Having thus described the invention in detail, it is to be understood that the foregoing description is not intended to limit the spirit and scope thereof. What is desired to be protected by Letters Patent is set forth in the appended claims.

10

15

20

CLAIMS

What is claimed is:

- A process for manufacturing macroelectronics comprising the steps of: producing thin film active electronics on separate carrier substrates; and combining said substrates using anisotropic electrical conductors or light guides.
- 2. The process of claim 1 wherein one of said substrates is a flexible foil.
- 3. The process of claim 1 wherein one of said substrates is a rigid plate.
- 4. The process of claim 2 wherein the material for one of said substrates is plastic.
- 5. The process of claim 3 wherein the material for one of said substrates is plastic.
- 6. The process of claim 2 wherein the material for one of said substrates is glass.
- 7. The process of claim 3 wherein the material for one of said substrates is glass.
- 8. The process of claim 2 wherein the material for one of said substrates is metal.
- 9. The process of claim 3 wherein the material for one of said substrates is metal.
- 10. The process of claim 1 wherein the thin film active electronics are producted continuously on seperate carrier substrates.
- 11. The process of claim 4 wherein organic light emitting diodes are formed on the plastic substrate.
- 25 12. The process of claim 5 wherein organic light emitting diodes are formed on the plastic substrate.
 - 13. The process of claim 6 wherein organic light emitting diodes are formed on the glass substrate.
- The process of claim 7 wherein organic light emitting diodes are formed on the glass substrate.

10

15

25

- 15. The process of claim 6 wherein thin film transistors are formed on the glass substrate.
- 16. The process of claim 7 wherein thin film transitors are formed on the glass substrate.
- 17. A process of making electronic circuits comprising the steps of:


 forming at least two active circuits on separate carrier substrates; and
 combining said active circuits by connecting them with a material which
 conducts in only a single direction.
 - 18. A method of manufacturing an electronic display comprising the steps of:


depositing a transparent conductor on a transparent substrate;

forming a thin film organic light emitting diode circuit on said transparent conductor;

forming a thin film transistor circuit; and laminating said circuits to each other.

- 19. The method of claim 18 wherein said laminating step uses an adhesive anisotropic conductor.
- 20. The method of claim 19 wherein the conductor is an electrical or optical conductor.
- 20 21. The method of claim 19 wherein the bonding layer is the conductor.
 - 22. A method of manufacturing an electronic circuit comprising the steps of:
 forming a first active circuit on a first plane;
 forming a second active circuit on a second plane; and
 co-laminating said first and second planes with an anisotropic conductor
 in between.





Docket No. 7616/16/1

Declaration and Rower of Attorney For Patent Application

English Language Declaration

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name,

I believe I am the original, first and sole inventor (if only one name is listed below) or an original,

	first and joint inventor (if plu which a patent is sought on Method for Making Multilayer	the invention entitle		nich is claimed and for						
	the specification of which									
	(check one)									
	☐ is attached hereto.									
(A. 1975)	was filed on March 26, 1	999	as United States Application No.	or PCT International						
	Application Number PC	T/US99/06453								
The state of	and was amended on _									
E C			(if applicable)							
Har will the form that the fair	hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.									
	•		ted States Patent and Trademark as defined in Title 37, Code of							
	Section 365(b) of any foreign any PCT International applications and have also in the section of	gn application(s) for cation which design dentified below, by	r Title 35, United States Code, or patent or inventor's certificate nated at least one country other to checking the box, any foreign a cation having a filing date before	, or Section 365(a) of han the United States, oplication for patent or						
	Prior Foreign Application(s)			Priority Not Claimed						
	(Number)	(Country)	(Day/Month/Year Filed)	П						
	(Number)	(Country)	(Day/Month/Year Filed)	U						
	(Number)	(Country)	(Day/Month/Year Filed)							

60/079,746	03/27/98	
(Application Serial No.)	(Filing Date)	
(Application Serial No.)	(Filing Date)	
(Application Serial No.)	(Filing Date)	
United States or PCT International	•	•
U.S.C. Section 112, I acknowledge Office all information known to me Section 1.56 which became available or PCT International filing date of the	application in the manner per the duty to disclose to the to be material to patental ole between the filing date of	plication is not disclosed in the prior provided by the first paragraph of 35 United States Patent and Trademark pility as defined in Title 37, C. F. R., the prior application and the national
U.S.C. Section 112, I acknowledge Office all information known to me Section 1.56 which became available or PCT International filing date of the (Application Serial No.)	application in the manner per the duty to disclose to the to be material to patental ole between the filing date of	orovided by the first paragraph of 35 United States Patent and Trademark bility as defined in Title 37, C. F. R.
U.S.C. Section 112, I acknowledge Office all information known to me Section 1.56 which became available or PCT International filing date of the	application in the manner per the duty to disclose to the error to be material to patentable between the filing date of is application:	United by the first paragraph of 35 United States Patent and Trademark pility as defined in Title 37, C. F. R. the prior application and the nationa (Status)

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

POWER OF ATTORNEY: As a named inventor, I hereby appoint the for agent(s) to prosecute this application and transact all business in the Pat connected therewith. (list name and registration number)	
Michael R. Friscia Registration No. 33,884	
•	
Send Correspondence to: Michael R. Friscia Wolff & Samson	
5 Becker Farm Road	
Roseland, NJ 07068-1776	
Direct Telephone Calls to: (name and telephone number) Michael R. Friscia (973) 533-6599	
100	
Full name of sole of first inventor Sigurd Wagner	
Sole or first inventor's signature Wague	9/27/2002
Residence 16 Malcom Circle, Princeton, NJ 08540	
Citizenship USA	
Post Office Address 16 Malcom Circle, Princeton, NJ 08540	
Full name of second inventor, if any	
Second inventor's signature	Date
Residence	
Citizenship	

T2186JOJO202

				CLAIMING SMALL ENTIL NPROFIT ORGANIZATION							
,	Seria	l No.	Filing Date	Patent No.	Issue Date						
Applicant Patentee		igurd Wagner									
Inventio	n: I	Method for Mal	king Multilayer Thin-Film E	lectronics							
I herehy	, decl	are that I am a	n official empowered to act	on behalf of the nonprofit organiza	ation identified below:						
		RGANIZATION									
		F ORGANIZATION			- Parties						
			P.O. Box 36								
			Princeton, NJ 08544	-0036							
	\ _ _	NDDOELT OD	OANIZATION.	and the second s							
T YPE C	JF NU M	JNPROFII OR	GANIZATION.	action							
	_	University or other Institute of Higher Education									
2	TYPE OF NONPROFIT ORGANIZATION: University or other Institute of Higher Education Tax Exempt under Internal Revenue Service Code (26 U.S.C. 501(a) and 501(c)(3))										
Through to the state of the sta		Nonprofit Scie Name of St		Statute of State of The United Stat Citation of Statute:	es of America						
A STATE OF THE STA		Would Qualify 501(c)(3)) i	S.C. 501(a) and								
Hone with the state		•	_ocated in The United State	ducational under Statute of State of State of America Citation of Statute:	of The United States of						
37 C.F.	R. 1.			ganization qualifies as a nonprofi to the United States Patent and Tr							
	×	the specification	on to be filed herewith.								
		the application	identified above.								
		the patent ider	ntified above.								
•	-	_	under contract or law haventified invention.	e been conveyed to and remain w	vith the nonprofit organization						
organiz person	ation , othe n whi	having rights or than the invo ch would not q	to the invention is listed or entor, who could not qualit	organization are not exclusive, or the next page and no rights to fy as an independent inventor un concern under 37 CFR 1.9(d) or a	the invention are held by any der 37 CFR 1.9(c) or by any						
1											

		concern or o	gn, grant, conv organization ex	ave assigned, granted, convey, or license any rights in the ists. is listed below.	ne invention i	is listed below:
FULL NAME _ ADDRESS _		Individual		Small Business Concern		Nonprofit Organization
FULL NAME _ ADDRESS _		Individual		Small Business Concern		Nonprofit Organization
FULL NAME ADDRESS		Individual		Small Business Concern		Nonprofit Organization
FULL NAME		Individual		Silian Dusiness Concern		Nonposit C.gaman
- Comments		Individual		Small Business Concern		Nonprofit Organization
I acknowledge entitlement to maintenance I hereby deces information a willful false so	ge the duty o small ent fee due after that all and belief are tatements are United Sta	to file, in thi ity status pre- er the date or statements e believed to and the like sates Code, ar	rior to paying, n which status made herein b be true; and so made are p nd that such w	or patent, notification of any or at the time of paying, as a small entity is no longer of my own knowledge are tfurther that these statement unishable by fine or imprisor illful false statements may jethis verified statement is direct	the earliest rappropriate true and that swere made nment, or bosopardize the	e. (37 CFR 1.28(b)) It all statements made on e with the knowledge that oth, under Section 1001 of
,						
NAME OF PE	RSON SIGN	IING:	Allen J. Sinisg	şalli		
NAME OF PER	SANIZATION	٧:	Associate Pro	vost		
NAME OF PE	SANIZATION	٧:		vost		